fahmi shamsudin
My blogs
| Introduction | At present, I'm completing my final year project. My project is about Development of Universal Asynchronous Receiver/ Transmitter (UART) Interface Using Verilog HDL. I will do my best on this project, hope it will successfully done. |
|---|